Introduction
Today, nanowire devices are referred to as a qualified successor of CMOS electronics. Both a performance superior to silicon (Si) MOSFETs and a rational, cost-efficient technique to implement multiple nanowire devices into circuits are recommended. We propose to transfer the nanowires from a growth substrate onto a carrier or host substrate using field-assisted self-assembly. This approach allows for the implementation of epitaxial nanowire independent of the choice of growth substrate and its crystal orientation. It avoids any constraints of high qualitative nanowire growth which the process needs and limitations of circuit fabrication.
In this paper we present the heterogeneous integration of InAs nanowire FET as superior performance key devices into existing patterns or circuits. The electric field applied to the prepatterned electrodes causes a dipole moment within the nanowires which moves and aligns the nanowires to the regions of the highest field strength located between the electrodes [1]. Using this so called field-assisted self-assembly (FASA) there is no limitation in the choice of orientation or distribution across the substrate which makes this approach very interesting for heterogeneous integration into any microelectronic and nanoelectronic circuits including Si CMOS.
With optical and electron beam lithography nanowire transistors are fabricated and heterogeneously integrated into circuits. Both, inverter and sample & hold circuits are realized. The fabricated circuits are electrically characterized and simulated with Advanced Design System (ADS).
Experimental
The InAs NWs were synthesized in a metal-organic vapor phase epitaxy using the vapor-liquidsolid growth mode on GaAs(111)B or InAs(111)B growth substrate. The grown 12 µm long InAs nanowires with 50 nm diameter were mechanically transferred into isopropyl alcohol. The nanowire solution was dropped on a host substrate with various pre-patterned electrodes of 15 nm titanium (Ti) (cf. Fig. 1a-b) . In order to assemble the nanowires by FASA a sinusoidal voltage with 10 V peak-to-peak and a frequency of 10 kHz was applied to the electrode pairs for two minutes. After assembling the nanowires, the interconnects between the FASA electrodes were removed by means of wet chemical etching. Next, the ohmic contacts of Ti and Au were patterned followed by room temperature deposition of 25 nm silicon nitride (SiN x ) gate dielectric. Finally, omega-shaped topgates of about 1 µm length were formed of Ti and Au. High-speed measurements are performed on wafer using G-S-G probes. For the clock signal a square wave voltage with a frequency f CLK = 5xf IN is used. The output signal is measured wiht active probes in order to avoid a short cut due to the 50 Ohms characteristic impedance of the high-speed measurement set-up. This acitve probe needle contains, in addition to the RC network, an active amplifier, thus the measured signal is decoupled from the DUT. Fig. 1(a-c) shows a SEM micrographs of the fabricated inverter circuit using depletion-mode InAs NWFET. The active load was realized with a gate-source short-circuited (V GS = 0 V) NWFET (cf. fig. 1 (b) ). In Fig. 1d the static transfer characteristic for an input voltage V IN at a supply voltage V DD = 1 V is given. The output voltage V OUT of an inverter should be as close as possible to 0 V in low state and to V DD in high state, respectively. The latter is achieved almost perfectly pointing out a sufficiently high off-resistance of the drive transistor. A small signal gain of up to about 5 was achieved. Figure 1e shows the dynamic characteristics of one of the fabricated inverters for a square-wave input signal at a frequency of 20 MHz. The output signal was corrected for the attenuation and phase shift of the setup including the active probe identified by measurements using a "through" test element. An adapted EEMOS M1 model was used to represent the drive and load transistor with respect to their wire number and the corresponding scaling of current and small signal parameters. The effect of the capacitive load on the time constant and the asymmetric frequency response are in good agreement with the presented results. 
Inverter Circuit

Fig. 1 Inverter fabricated from self-assembled multiple InAs nanowires: (a) mask layout for FASA self-assembly of inverter circuits for high frequency speed characterization, (b) detail of one inverter with FASA line in bright color, (d) static transfer characteristics at VDD = 1 V, and (e) dynamic transfer characteristic.
For detailed understanding of the experimental results, the electronic circuits were simulated using the simulation software Advanced Design System (ADS) from Agilent. In a first step a MOSFET model was adapted using NWFET measurement results. Figure 2a shows the adapted transfer characteristic of the MOSFET model as well as the simulation results of the inverter circuit. The simulation results show good agreement with the measured curves. The measured absorption of the inverter circuit is higher than the absorption in the simulation ( fig. 2 b) . This difference can be caused by the measurement setup and parasitic capacities, which are not included in the simulation. In fig. 3 c) an oscilloscope with 1 MΩ input resistance was used to simulate the inverter circuit. The output signal has a much larger amplitude than previously, the absorption is only 8 decibels. Therefore, one can assume that a large part of the absorption is due to the poor 50 Ω adaptation , where the analog input signal is held as a certain amount of charges when M1 is turned off. For high speed S/H performance a very high transconductance transistor is needed which perfectly fits to the performance of InAs NW MISFET [2] . Therefore, the transistor M1 is an InAs NW MISFET. On the other hand a high current driver is required which has been realized by conventional InP heterojunction MISFETs again by heterogeneous integration. Fig. 2c shows the input and output waveforms experimentally obtained from the circuit shown in Fig. 2b which confirms the basic sample-and-hold circuit operation The observed offsets at the transition from the track mode to the hold mode are due to the clock feed through which can be suppressed by a novel differential scheme S/H circuit enabling 7 bit resolution up to almost 1 GHz sampling frequency [3] . These data outperform existing nanowire circuits and underline the potential of this approach.
